Energy efficient 3D Hybrid processor-memory architecture for the dark silicon age

Publication
in the proc. of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip