

Grid Protocol Specifications *

Jan A. Bergstra^{1,2} and Alban Ponse¹

¹ University of Amsterdam, Programming Research Group, Kruislaan 403,
NL-1098 SJ Amsterdam, The Netherlands.

<http://www.wins.uva.nl/research/prog/>.

² Utrecht University, Department of Philosophy, P.O. Box 80126,
NL-3508 TC Utrecht, The Netherlands.
<http://www.phil.uu.nl/eng/home.html>

Abstract. A grid protocol models concurrent computation, and consists of one or more modules repeatedly performing parallel I/O and computation. We provide several concise specification formats and correctness results on (external) I/O behaviour, and illustrate our approach by examples.

Note: Some of the results described in this paper were published earlier in [BHP97]; other results were established by students in the '96/'97 course Process Algebra II delivered at the University of Amsterdam [BJM97], and in a master's thesis [Pou97].

1 Introduction

This paper surveys work done on specification and analysis of “grid protocols”. It is based on [BHP97], in which a simple class of these protocols is introduced, and on the papers [BJM97,Pou97], both of which deal with extensions.

A *Grid protocol* models concurrent computation in a grid-like architecture. This type of protocols is based on Synchronous Concurrent Algorithms (SCAs) as developed by Tucker *et al.* [TT94]). Our motivation to follow this approach can be illustrated by the following citation (*op. cit.*):

“many specialised models of computation possess the essential features of SCAs, including systolic arrays, neural networks, cellular automata and coupled map lattices. The parallel algorithms, architectures and dynamical systems that comprise the class SCAs have many applications, ranging from their use in special purpose devices [...] to computational models of biological and physical phenomena.”

* Partially sponsored by Esprit Working Group 8533 NADA — New Hardware Design Methods.

A grid protocol consists of *modules*, i.e., data processing units that can cooperate with each other or the environment by passing values (terminology taken from *op. cit.*). This cooperation can be modeled in various ways. In this paper we consider value-passing by synchronization (communication actions). A module has fixed incoming and outgoing channels or ports, modeling the connection with either one of the network's modules, or with some external device. Furthermore, it has an associated function. The current value of a module is either initial or computed from its function on the values received via its input ports. In terms of behaviour, a module repeatedly performs *parallel* execution of input and output actions, each of which operates on a distinct channel. Having executed all its I/O actions (Input/Output), the module updates its current value by application of its function to the newly received value(s). As an example, consider the module M in Fig. 1.




Fig. 1. Example of the operation of a single module.

In this figure, module M has current value 8, notation $M(8)$ (displayed at the left-hand side). This value can be sent along the two output channels, while values 3 and 2 are ready to be received along the two input channels. The function of this example module is to add the values received, thus the next current value will be 5 (available at the output channels), and new values v_1 and v_2 can be received. After this parallel I/O behaviour the module has evolved into $M(5)$. A straightforward, recursive specification of M 's behaviour is

$$M(d) = (\parallel \text{I/O value-passing actions}) \cdot M(e + f)$$

in case d is the current value, and values e and f are received as new input values. Throughout the paper, we stick to the convention that modules are depicted by rectangular blocks, with input channels coming in at the top and output channels leaving from the bottom.

A grid protocol can be a network of processors or (groups of) points of measure in some physical phenomenon, for example a hardware device or a vibrating string. In this paper we focus on modeling and characterization of grid protocols in process algebra. We offer some specification formats, and provide for each of these a general result on the external behaviour of the network (*characterization*). We come up with two characterization results on the external behaviour of grid protocols. These imply both correctness and freedom of deadlock:

1. In the case that all modules and internal channels of the network form a connected graph and the external behaviour is located at *one* single module, we obtain a simple characterization result: the order of the (internal) synchronizations is not relevant and the network's external behaviour — *stream* transformation or generation — is determined by a prefix of I/O actions, followed by a simultaneous value update. This result is established in [BHP97].
2. In the case that all modules are synchronized by a device that keeps the modules in pace, the operation of the network is characterized by a prefix of (external) I/O actions, followed by a simultaneous value update. In this case, also the external activity of the network is transformation (or generation) of *parallel* streams, irrespective of location of I/O and connectedness. This result is established in [BJM97,Pou97].

We do not discuss algebraic details or proofs. For these we refer to the above mentioned references.

We further motivate our approach as one that yields an operational perspective on the *module* level, i.e., value-passing by arbitrary interleaved synchronizations, and that relates this perspective with a correctness characterization of a network's external I/O behaviour. Our approach is based on a combination of value-passing calculus CCS (Calculus of Communicating Systems, Milner [Mil89]), and process algebra ACP (Algebra of Communicating Processes, Bergstra and Klop [BK84,BK85,BW90]). Main ingredients are *early read* actions, in which a variable can get instantiated via communication (value-passing), and the *process prefix*, a generalization of Milner's action prefix, introduced in [BB94]. With these ingredients, a concise notation of parallel input is possible.

Structure of the paper. In the next section we introduce value-passing, process prefixes and early read actions. In Section 3, we give a specification format for (finitary) connected networks with I/O located at one port, and discuss a characterization result. In the next section (4) we introduce a second class of grid protocols: *Beating Grid Protocols*. These networks are controlled by a *Beat*-process, i.e., a synchronization device that keeps parallel I/O of the whole network in phase. For this class we consider two types of *Beat*-processes, and state a general characterization result. In Section 5 we consider as an example an approximation of solutions of the one-dimensional *wave equation*, which can be modeled either as a connected grid protocol, or a beating grid protocol. Finally, in Section 6 we give some conclusions. An appendix gives a brief introduction to $\text{ACP}^{\gamma}(A, \gamma)$, the process algebraic approach underlying this paper.

Acknowledgements. Jos van Wamel and Gerard Kok are thanked for many contributions and discussions, especially concerning Section 5.1. Furthermore, Egbert-Jan van Buiten, Merijn de Jonge, Ramin Monajemi, and Marco Pouw are thanked for their contributions in establishing specification and verification of beating grid protocols. Didier Caucal and Kethil Stoelen are thanked for valuable comments.

2 Data and some Process Algebra

In this section we explain *value-passing*, the basic communication mechanism in grid protocols. Furthermore, we introduce early reads and process prefixing, and show that these form a concise notation for the mechanics of parallel value-passing. On the fly we recall some process algebra.

2.1 Actions, Value-Passing, and Generalized Merge

Actions are the most basic processes we deal with. Furthermore, we consider handshaking communication between actions: the simultaneous occurrence of two actions fuses together to a new action. Such an action is often called a communication action, and we assume both the set of actions, and the communications as parameters of our theory. If two actions a and b communicate to action c , we can use the *communication merge* | and write

$$a | b = c,$$

and in case we are not particularly interested in c , we also say that a and b synchronize. If a and b do not communicate, we write

$$a | b = \delta,$$

where δ is a symbol expressing deadlock or inaction. The communication merge is a commutative and associative operation on processes.

We adopt a simple specification paradigm for processes parameterized with data, which originates from μ CRL [GP95]. As grid protocols process data, we demand computability and decidability of all data involved (in the sense of [BT95]). Data parameterization is used in actions, sums, and communications.

In order to specify value-passing, let i, j be channel identifiers. Action $r_i(t)$ models the act of *receiving* the particular value t along channel i . Action $s_j(t)$ models the *sending* of data value t along port j . Here t may also be a product of data values. Let for instance r_i and s_j be typed as actions that can carry values of type \mathbb{N} (the natural numbers), and of type \mathbb{N}^2 , respectively. So $r_i(0), r_i(1), \dots, s_j(0, 0), s_j(0, 1), \dots$ are considered actions.

A first example of a data-parametric sum is the expression

$$\sum_{v:\mathbb{N}} (r_i(v)),$$

denoting a process that for an arbitrary value n of \mathbb{N} can once perform action $r_i(n)$, after which it terminates. Note that the type of the variable v is declared in the scope of the \sum -operation. This expression represents the infinite summation

$$r_i(0) + r_i(1) + r_i(2) + \dots$$

where the commutative and associative operation $+$ is called *alternative composition* or *choice*, and defines the execution of one of its operands. However,

$$x + \delta = x.$$

(So in context of alternative composition, δ behaves as inaction.) Alternative composition binds weakest of all binary operations.

A typical form of data-parametric sums concerns the combination with *sequential composition*: $x \cdot y$, or simply xy represents process x followed by y . For example,

$$\sum_{v:\mathbb{N}} (r_i(v) \cdot s_j(2v, v+1))$$

represents the infinite summation

$$r_i(0) \cdot s_j(0, 1) + r_i(1) \cdot s_j(2, 2) + r_i(2) \cdot s_j(4, 3) + \dots$$

The operation \cdot is associative, and defines the sequential execution of its operands. However,

$$\delta \cdot x = \delta.$$

(So, $a \cdot \delta$ deadlocks after execution of a .) Sequential composition binds strongest of all binary operations. Furthermore, note that

$$x(y + z) \neq xy + xz.$$

(For example, in case $x = y = a$ and $z = \delta$, the leftmost process equals aa , whereas the rightmost process can deadlock with $a\delta$.) On the other hand, we do have

$$(x + y)z = xz + yz.$$

A form of repeated sequential composition, employed in the specification of grid protocols, is *no-exit iteration*, introduced in [Fok97] and defined by

$$x^\omega = x \cdot (x)^\omega.$$

For data-parametric sums, axioms and a proof rule are defined in [GP91c, GP94b]. In particular, these comprise α -conversion and axioms to change its scope. We adopt the convention that $\sum_{\dots}(_)$ binds strongest of all operations, for example

$$\sum_{v:\mathbb{N}} (r_i(v) \cdot s_j(2v, v+1))^\omega = (\sum_{v:\mathbb{N}} (r_i(v) \cdot s_j(2v, v+1)))^\omega.$$

As for data-parametric communications, we assume that the communications in Table 1, defining *send-read communication*, are the only ones defined.

Table 1. Send-read communication for value-passing, $a, b \in A$.

$$a \mid b = \begin{cases} c_i(t) & \text{if } \{a, b\} = \{r_i(t), s_i(t)\} \\ \delta & \text{otherwise.} \end{cases}$$

Data-parametric sums distribute over the communication merge \mid , provided no new bindings arise. Also $+$ distributes over \mid . For example,

$$\begin{aligned} r_i(2) \mid (s_i(2) + s_j(2, 2)) &= r_i(2) \mid s_i(2) + r_i(2) \mid s_j(2, 2) = c_i(2) + \delta = c_i(2), \\ (r_i(1) + r_i(2)) \mid s_i(2) &= c_i(2), \\ \sum_{v:\mathbb{N}} (r_i(v)) \mid s_i(2) &= \sum_{v:\mathbb{N}} (r_i(v) \mid s_i(2)) = c_i(2). \end{aligned}$$

With help of send-read communication and *encapsulation* one can easily model value-passing (cf. [Mil89]). Here encapsulation is defined by an operation that renames all actions in H into δ ,

$$\partial_H(a) = \begin{cases} \delta & \text{if } a \in H, \\ a & \text{otherwise.} \end{cases}$$

Furthermore, encapsulation distributes over \cdot , $+$, and $\sum_{\dots}(_)$.

Encapsulation does not distribute over merge operations, and can be used to enforce communication between concurrent processes, such as value-passing communications. Rather than considering processes $P \mid Q$ of which the first action must be a communication between P and Q , concurrent execution of P and Q is specified as

$$P \parallel Q,$$

where the merge operator \parallel is defined by ACP-axiom (CM1)

$$x \parallel y = (x \mathbin{\underline{\parallel}} y + y \mathbin{\underline{\parallel}} x) + x \mid y.$$

Here $\mathbin{\underline{\parallel}}$, *leftmerge*, is an auxiliary operation that requires that the first action performed stems from the left operand. It is axiomatized by

$$(CM2) \quad a \mathbin{\underline{\parallel}} x = a \cdot x$$

$$(CM3) \quad ax \mathbin{\underline{\parallel}} y = a(x \parallel y)$$

$$(CM4) \quad (x + y) \mathbin{\underline{\parallel}} z = x \mathbin{\underline{\parallel}} z + y \mathbin{\underline{\parallel}} z$$

where a is an action, δ , or τ (a constant explained below). So in $P \parallel Q$, the first action comes either from P , from Q , or is a communication between P and Q .

Now, for a small, typical example on value-passing involving encapsulation, consider

$$R = \sum_{v:\mathbb{N}} (r_i(v) \cdot s_j(2v, v+1))^{\omega},$$

a process that is willing to receive any natural k along channel i , then sends the pair $(2k, k + 1)$ along channel j , and then resumes this behaviour. Assume that R is executed in parallel with

$$s_i(5) \cdot S,$$

a process that initially sends the value 5 along channel i . The value-passing of 5 from $s_i(5) \cdot S$ to R along channel i can be represented by

$$\partial_{\{r_i, s_i\}}(R \parallel s_i(5) \cdot S)$$

where we adopt the notation $\partial_{\{r_i, s_i\}}$, only mentioning the identifiers r_i, s_i , from μ CRL. Hence, single $r_i(n)$ and $s_i(n)$ actions cannot occur and are thus enforced to communicate. We derive

$$\begin{aligned} \partial_{\{r_i, s_i\}}(R \parallel s_i(5) \cdot S) &= \partial_{\{r_i, s_i\}}(\sum_{v:\mathbb{N}}(r_i(v) \cdot s_j(2v, v + 1)) \cdot R \parallel s_i(5) \cdot S) \\ &= c_i(5) \cdot \partial_{\{r_i, s_i\}}(s_j(10, 6) \cdot R \parallel S), \end{aligned}$$

where the second identity follows from the axioms of $ACP^\tau(A, \gamma)$ and those for data-parametric sums. So, the *value-passing* in this example is modeled by the execution of the communication action $c_i(5)$ and the resulting process is $\partial_{\{r_i, s_i\}}(s_j(10, 6) \cdot R \parallel S)$. In the setting of μ CRL, a detailed treatment of this value-passing format can be found in [GK95].

The distinction between internal (unobservable) and external (observable) behaviour is modeled with the hiding operation τ_I , where I is a set of (internal) actions. This operation renames the actions in I into τ , the silent action:

$$\tau_I(a) = \begin{cases} \tau & \text{if } a \in I, \\ a & \text{otherwise,} \end{cases}$$

and distributes over \cdot , $+$, and $\sum \dots (_)$. For the constant τ , an important axiom is $x \cdot \tau = x$.

Grid protocols are specified as the concurrent composition of a finite number of modules, and for readability it makes sense to use the *generalized merge*

$$\left[\begin{array}{c} \parallel \\ i \in I \end{array} P_i \right]$$

which abbreviates the expression $(P_{i_1} \parallel P_{i_2} \parallel \dots \parallel P_{i_n})$ for $I = \{i_1, i_2, \dots, i_n\}$ a non-empty, finite set of indices. This notation can be justified by commutativity and associativity of the \parallel operation. If I is a singleton, say $I = \{i_1\}$,

$$\left[\begin{array}{c} \parallel \\ i \in \{i_1\} \end{array} P_i \right] = P_{i_1}.$$

We often write $\left[\begin{array}{c} \parallel^n \\ i=1 \end{array} P_i \right]$ rather than $\left[\begin{array}{c} \parallel \\ i \in \{1, \dots, n\} \end{array} P_i \right]$.

The following result follows easily by induction on n , exploiting $\tau x \perp\!\!\!\perp y = \tau(x \parallel y)$ and $x\tau = x$, and is typical for the process algebraic reasoning that underlies our characterization results.

Lemma 2.1.1. $x \left(\left[\begin{array}{c} \parallel^n \\ i=1 \end{array} \tau y_i \right] \parallel z \right) = x \left(\left[\begin{array}{c} \parallel^n \\ i=1 \end{array} y_i \right] \parallel z \right).$

2.2 Parallel Input: Early Reads and Process Prefix

Let D be some data type. We introduce the binary operation *process prefix* and *early read actions* as a means to provide concise notation for parallel input. Let i be a channel or port identifier, and v a variable of type D . Then

$$er_i(v); x = \sum_{v:D} (r_i(v) \cdot x)$$

is the axiom scheme that introduces the early read action $er_i(v)$ and the operation \cdot , the process prefix. This identity is a μ CRL-like interpretation of the early read axiom in [BB94]. It is meant that v may occur in process x , e.g.,

$$er_i(v); s_j(v) = \sum_{v:D} (r_i(v) \cdot s_j(v))$$

is an expression without free data-variables, and so is

$$er_i(v); s_j(t) = \sum_{v:D} (r_i(v) \cdot s_j(t))$$

for t a closed term of type D .

Remark 2.2.1. The axiom scheme above reflects Milner's translation of the basic CCS term $a(x).E$ into the value-passing CCS term

$$\sum_{v \in V} a_v.E\{\widehat{v/x}\}$$

where V is the value set and $\widehat{}$ the translation function [Mil89].

Let A_{er} be the extension of A (the set of atomic actions) with early read actions for any action $r_i : D_1 \times \dots \times D_n$ declared over A . Axioms for process prefixing are given in Table 2. The axiom PP4 is considered to be parameterized with the type of the r_i action. Note that for the er actions we use *globally* typed variables.

Table 2. Early input and process prefixing, $a \in A$.

(PP1) $\delta; x = \delta$		(PP4) $er_k(v); x = \sum_{v:D} (r_k(v) \cdot x)$
(PP2) $\tau; x = \tau \cdot x$		(PP5) $(x + y); z = x; z + y; z$
(PP3) $a; x = a \cdot x$		(PP6) $(x \cdot y); z = x; (y; z)$

By the send-read communication paradigm (see Table 1) we have that $er_i(v) \mid a = \delta$ for all $a \in A_{er}$. This is used in the following example, in which parallel input is unraveled (v, w variables of some type D):

$$\begin{aligned}
& (er_i(v) \parallel er_j(w)); s_l(F(v, w)) \\
& \stackrel{(CM1)}{=} (er_i(v) \llcorner er_j(w) + er_j(w) \llcorner er_i(v) + er_i(v) \mid er_j(w)); s_l(F(v, w)) \\
& \stackrel{(CF2)}{=} (er_i(v) \cdot er_j(w) + er_j(w) \cdot er_i(v) + \delta); s_l(F(v, w)) \\
& \stackrel{(PP5)}{=} (er_i(v) \cdot er_j(w)); s_l(F(v, w)) + (er_j(w) \cdot er_i(v)); s_l(F(v, w)) \\
& \stackrel{(PP6)}{=} er_i(v); (er_j(w); s_l(F(v, w))) + er_j(w); (er_i(v); s_l(F(v, w))).
\end{aligned}$$

Applying axiom PP4 to the last expression yields that

$$(er_i(v) \parallel er_j(w)); s_l(F(v, w)) = \left\{ \begin{array}{l} \sum_{v:D} (r_i(v) \cdot \sum_{w:D} (r_j(w) \cdot s_l(F(v, w)))) \\ + \\ \sum_{w:D} (r_j(w) \cdot \sum_{v:D} (r_i(v) \cdot s_l(F(v, w)))) \end{array} \right\},$$

showing conciseness of notation with early read actions and process prefix. Observe that in case we replace w by v ,

$$(er_i(v) \parallel er_j(v)); s_l(F(v, v)) = \left\{ \begin{array}{l} \sum_{v:D} (r_i(v) \cdot \sum_{v:D} (r_j(v) \cdot s_l(F(v, v)))) \\ + \\ \sum_{v:D} (r_j(v) \cdot \sum_{v:D} (r_i(v) \cdot s_l(F(v, v)))) \end{array} \right\}.$$

This example models *non-deterministic* input along one of the channels i, j , yielding send-action $s_l(F(k, k))$ with k being the value received. In the peculiar case that the channel identifier j is replaced by i , we find that

$$(er_i(v) \parallel er_i(w)); s_l(F(v, w)) = \left\{ \begin{array}{l} \sum_{v:D} (r_i(v) \cdot \sum_{w:D} (r_i(w) \cdot s_l(F(v, w)))) \\ + \\ \sum_{w:D} (r_i(w) \cdot \sum_{v:D} (r_i(v) \cdot s_l(F(v, w)))) \end{array} \right\}$$

models the sending of either $s_l(F(j, k))$ or $s_l(F(k, j))$ if values j and k are sent along i . Finally,

$$(er_i(v) \parallel er_i(v)); s_l(F(v, v)) = (er_i(v) \cdot er_i(v)); s_l(F(v, v))$$

describes the situation in which the first inputted value along channel i is neglected, and the second one instantiates $F(v, v)$.

Remark 2.2.2. We stress that the process

$$\sum_{v:D} (\sum_{w:D} ((r_i(v) \parallel r_j(w)) s_l(F(v, w))))$$

does *not* model parallel input: if for example $D = \{0, 1\}$,

$$\begin{aligned}
\sum_{v:D} (\sum_{w:D} ((r_i(v) \parallel r_j(w)) s_l(F(v, w)))) &= (r_i(0) \parallel r_j(0)) \cdot s_l(F(0, 0)) + \\
&\quad (r_i(0) \parallel r_j(1)) \cdot s_l(F(0, 1)) + \\
&\quad (r_i(1) \parallel r_j(0)) \cdot s_l(F(1, 0)) + \\
&\quad (r_i(1) \parallel r_j(1)) \cdot s_l(F(1, 1)).
\end{aligned}$$

So, upon reading the first value along channel i or j , the choice for the second read action is already fixed.

Furthermore, τ_I and ∂_H -applications also apply to er -actions via axiom PP4, using the μ CRL axioms that state that these applications commute with the Σ -operation. For instance,

$$\begin{aligned} & \partial_{\{r_i\}}(er_i(v); P_1 + er_j(w); P_2) \\ &= \partial_{\{r_i\}}(\sum_{v:D}(r_i(v)P_1)) + \partial_{\{r_i\}}(\sum_{w:\mathbb{N}}(r_j(w)P_2)) \\ &= \sum_{v:D}(\partial_{\{r_i\}}(r_i(v)P_1)) + \sum_{w:\mathbb{N}}(\partial_{\{r_i\}}(r_j(w)P_2)) \\ &= \sum_{v:D}(\delta) + \sum_{w:\mathbb{N}}(r_j(w)\partial_{\{r_i\}}P_2) \\ &= \delta + er_j(w);\partial_{\{r_i\}}(P_2) \\ &= er_j(w);\partial_{\{r_i\}}(P_2). \end{aligned}$$

3 Modules and Connected, single-I/O Networks

In this section we propose a specification format for *connected networks*. Such a network consists of *modules*, elementary data processing units which may have feedback. Next we introduce *connected networks* as a format for the parallel execution of such modules. Our modeling is based on [TT94], in which SCAs (Synchronous Concurrent Algorithms) are analyzed.

3.1 Modules

A module M_i has a (current) value d , a fixed (positive) number n of input channels i_1, \dots, i_n , and a fixed (positive) number m of output channels o_1, \dots, o_m . Channels have unit bandwidth and are unidirectional; this corresponds with our format for value-passing as discussed in the previous section. We first consider a setting with only one data type D . Computation in M_i is modeled by a (total) value function $F_i : D^n \rightarrow D$. The complete operation of module $M_i(d)$ can be described as follows:

$$M_i(d) = \left(\left[\parallel_{j=1}^n er_{i_j}(v_j) \right] \parallel \left[\parallel_{j=1}^m s_{o_j}(d) \right] \right); M_i(F_i(v_1, \dots, v_n)). \quad (1)$$

Unfortunately, this definition presupposes that M_i has no *feedback*, i.e. that $\{i_1, \dots, i_n\} \cap \{o_1, \dots, o_m\} = \emptyset$ because early read actions do not communicate (otherwise, the value in question would get lost). So for the particular case that M_i also has a feedback channel f , its definition should be something like

$$M_i(d) = \left(\left[\parallel_{j=1}^n er_{i_j}(v_j) \right] \parallel \left[\parallel_{j=1}^m s_{o_j}(d) \right] \right); M_i(F_i(d, v_1, \dots, v_n)), \quad (2)$$


where the first argument of F_i models the feedback. This has two disadvantages: we lose uniformity of specification, and the feedback action is not explicit, only

its effect is. As can be expected, we allow at most one feedback channel per module.

Because uniformity of specification is particularly useful in proving correctness, we adopt a “low level specification format” of modules, and obtain (1) as a derivable identity. Because feedback is an explicit, but hidden action in our specification format, we postpone the derivable variant of (2) till after the introduction of the operation of *networks*. Module $M_i(d)$ as described above is defined by means of two iterative processes. The first one of these defines the *receive-part* Rec_i of the module (modeling its read actions), the second its *send-part* $Send_i(d)$ (ready to send the value d along the ports o_1, \dots, o_m). These two parts communicate along some channel i , internal to module M_i , and are also used to model computation of F_i . More precisely, communication of a value $F_i(d_1, \dots, d_n)$ by (internal) action $c(F_i(d_1, \dots, d_n))$ can only take place if all parallel read actions of Rec_i have been executed, and if also $Send_i(d)$ has performed all its (parallel) send actions $s_{o_j}(d)$. This yields the following specification and picture of $M_i(d)$:

$$M_i(d) = \tau_{\{c_i\}} \circ \partial_{\{r_i, s_i\}}(Rec_i \parallel Send_i(d)),$$

$$\begin{aligned} Rec_i &= \left(\left[\parallel_{j=1}^n er_{i_j}(v_j) \right]; s_i(F_i(v_1, \dots, v_n)) \right)^\omega, \\ Send_i(d) &= \left[\parallel_{j=1}^m s_{o_j}(d) \right] \cdot Send_i, \\ Send_i &= \left(er_i(v); \left[\parallel_{j=1}^m s_{o_j}(v) \right] \right)^\omega. \end{aligned}$$



In case M_i has no feedback, i.e., $\{i_1, \dots, i_n\} \cap \{o_1, \dots, o_m\} = \emptyset$, it follows that $M_i(d)$ has a process prefix

$$(er_{i_1}(v_1) \parallel \dots \parallel er_{i_n}(v_n) \parallel s_{o_1}(d) \parallel \dots \parallel s_{o_m}(d))$$

(this is a consequence of Theorem 3.3.3). After having read certain values d_1, d_2, \dots, d_n along channels i_1, \dots, i_n , and having sent d along ports o_1, \dots, o_m , the module’s current value is updated to $F_i(d_1, \dots, d_n)$ by a value-passing communication along channel i , renamed into the silent action τ . After this, the next process prefix is ready to be performed:

$$(er_{i_1}(v_1) \parallel \dots \parallel er_{i_n}(v_n) \parallel s_{o_1}(F_i(d_1, \dots, d_n)) \parallel \dots \parallel s_{o_m}(F_i(d_1, \dots, d_n))).$$

For readability, we introduce the following abbreviation for synchronization and abstraction over some port i : we further write

$$P \parallel_i Q \quad \text{instead of} \quad \tau_{\{c_i\}} \circ \partial_{\{r_i, s_i\}}(P \parallel Q).$$

Henceforth, $M_i(d) = Rec_i \parallel_i Send_i(d)$.

Because the specific typing of the read and send actions is not relevant, except that the function F_i must be compatible with it, we further consider a many-sorted setting. We assume that each variable is uniquely typed.

3.2 Connected Networks

A network is a finite collection of modules, in which the read/send connections respect the typing of the corresponding read and send actions. A general restriction is that there is *at most one* channel for transmission between any two modules M_i and M_j . In particular, we do not allow merging of channels, or more than one feedback channel per module (case $i = j$). Note that branching of channels is modeled by taking different send actions. In this section we consider *connected* network specifications of the form


$$\tau_I \circ \partial_H \left(\left[\parallel_{i=1}^n M_i(d_i) \right] \right).$$

Here, connectedness refers to the graph which has the modules as nodes, and the (undirected) channels as arcs. In the specification above, the ∂_H application models value-passing synchronizations between modules M_1, \dots, M_n , and the τ_I application models hiding of the resulting communication actions. We further say that the *I/O* of a network denotes its *external* actions, i.e., read or send actions that have no communication partner within the network. A network is *single-output* if its I/O consists of exactly one output action, which will be referred to as

$$s_{out}(\dots).$$

Below we recall an example taken from [BHP97] for computing a Fibonacci sequence using a connected single-output network consisting of modules M_1 and M_2 . This example also illustrates the particular way we deal with *feedback*.

Example 3.2.1. Consider the following network in which all values to be passed are of type IN, and in which a channel name ij indicates that values are transmitted from module M_i to module M_j :



We can specify these modules by the following two iterative processes $M_1(n)$ and $M_2(m)$:

$$M_1(n) = Rec_1 \parallel_1 Send_1(n),$$

$$Rec_1 = (er_{21}(v); s_1(v))^\omega,$$

$$Send_1(n) = (s_{out}(n) \parallel s_{12}(n)) \cdot Send_1,$$

$$Send_1 = (er_1(v); (s_{out}(v) \parallel s_{12}(v)))^\omega,$$

and

$$M_2(m) = Rec_2 \parallel_2 Send_2(m),$$

$$Rec_2 = ((er_{12}(v_1) \parallel er_{22}(v_2)); s_2(v_1 + v_2))^\omega,$$

$$Send_2(m) = (s_{21}(m) \parallel s_{22}(m)) \cdot Send_2,$$

$$Send_2 = (er_2(v); (s_{21}(v) \parallel s_{22}(v)))^\omega.$$

Let $I = \{c_{21}, c_{12}, c_{22}\}$ and $H = \{r_{21}, s_{21}, r_{12}, s_{12}, r_{22}, s_{22}\}$. The Fibonacci Network

$$\tau_I \circ \partial_H(M_1(1) \parallel M_2(1))$$

computes the ordinary Fibonacci sequence $1, 1, 2, 3, 5, 8, \dots$ as the values of its consecutive s_{out} -actions:

$$\tau \cdot \tau_I \circ \partial_H(M_1(1) \parallel M_2(1))$$

$$= \tau \cdot s_{out}(1) \cdot s_{out}(1) \cdot s_{out}(2) \cdot s_{out}(3) \cdot s_{out}(5) \cdot s_{out}(8) \cdot \dots$$

where the leftmost τ 's smooth the difference between the networks first possible actions: either $s_{out}(1)$ or τ resulting from some internal value-passing. A different characterization is given by the equation

$$\tau \cdot \tau_I \circ \partial_H(M_1(n) \parallel M_2(m)) = \tau \cdot s_{out}(n) \cdot \tau_I \circ \partial_H(M_1(m) \parallel M_2(n+m)),$$

from which it is immediately clear that $\tau \cdot \tau_I \circ \partial_H(M_1(1) \parallel M_2(1))$ computes the Fibonacci sequence. This equation can easily be grasped from the picture above; its correctness follows from Theorem 3.3.1 presented in the following section.

3.3 Characterization of Connected, Single-I/O Networks

In this section two correctness results on connected single-I/O networks are recalled ([BHP97]), the second of which is a generalization of the first. We show by an example how a simple case of the first result can be proved.

Theorem 3.3.1. Let $n \geq 1$, $\mathbf{d} = d_1, \dots, d_n$ be a sequence of typed values, and let

$$N(\mathbf{d}) = \tau_I \circ \partial_H \left(\left[\parallel_{i=1}^n M_i(d_i) \right] \right)$$

be a network that is connected and single-output, where M_1 is the output-module. Then

$$\tau \cdot N(\mathbf{d}) = \tau \cdot s_{out}(d_1) \cdot N(F_1(\mathbf{d}_1), \dots, F_n(\mathbf{d}_n))$$


where F_i is the value function of module M_i , and \mathbf{d}_i abbreviates d_{i_1}, \dots, d_{i_k} whenever F_i computes on the values of modules M_{i_1}, \dots, M_{i_k} , respectively.

For the case $n = 1$, the proof of the theorem is trivial. We spell out a most simple instance. This also shows how a derivable variant of (2)—i.e., a data-parametric definition of a module with feedback—would look like.

Example 3.3.2. Consider the following network $N(d)$ where $d \in \mathbb{N}$, containing one module

$$M_1(d) = Rec_1 \parallel_1 Send_1(d)$$

that generates a stream:



Here

$$Rec_1 = \sum_{v:\mathbb{N}} (r_{11}(v) \cdot s_1(v+1))^{\omega},$$

$$Send_1 = \sum_{v:\mathbb{N}} (r_1(v) (s_{11}(v) \parallel s_{out}(v)))^{\omega},$$

$$Send_1(d) = (s_{11}(d) \parallel s_{out}(d)) \cdot Send_1.$$

Let $H = \{r_{11}, s_{11}\}$. The behaviour of $\partial_H(Rec_1 \parallel_1 Send_1(d))$ can be analyzed as follows:

$$\begin{aligned} \partial_H(M_1(d)) &= \partial_H(Rec_1 \parallel_1 Send_1(d)) \\ &= c_{11}(d) \cdot \partial_H(s_1(d+1) \cdot Rec_1 \parallel_1 s_{out}(d) \cdot Send_1) \\ &\quad + s_{out}(d) \cdot \partial_H(Rec_1 \parallel_1 s_{11}(d) \cdot Send_1) \\ &= c_{11}(d) \cdot s_{out}(d) \cdot \partial_H(s_1(d+1) \cdot Rec_1 \parallel_1 Send_1) \\ &\quad + s_{out}(d) \cdot c_{11}(d) \cdot \partial_H(s_1(d+1) \cdot Rec_1 \parallel_1 Send_1) \\ &= c_{11}(d) \cdot s_{out}(d) \cdot c_1(d+1) \cdot \partial_H(Rec_1 \parallel_1 Send_1(d+1)) \\ &\quad + s_{out}(d) \cdot c_{11}(d) \cdot c_1(d+1) \cdot \partial_H(Rec_1 \parallel_1 Send_1(d+1)). \end{aligned}$$

Let $I = \{c_{11}\}$, then it follows from the derivation above that the one-module network

$$N(d) = \tau_I \circ \partial_H(M_1(d))$$

for some $d \in \mathbb{N}$ satisfies

$$N(d) = \tau \cdot s_{out}(d) \cdot N(d+1) + s_{out}(d) \cdot N(d+1).$$

Hence

$$\tau \cdot N(d) = \tau \cdot s_{out}(d) \cdot N(d+1),$$

expressing that $\tau \cdot N(d)$ outputs the infinite stream

$$\tau \cdot s_{out}(d) \cdot s_{out}(d+1) \cdot s_{out}(d+2) \cdot \dots.$$

In general, a connected, single-output network with more than one module, all modules but the output module can be partitioned in a number of connected sub-networks that perform I/O with the output module only. From this perspective, the correctness Theorem 3.3.1 can be easily proved. The reader interested in a proof is referred to [BHP97].¹

We can relax the conditions of Theorem 3.3.1 under which the execution of a network satisfies a single process prefix, followed by a recursive update of its data state. A first generalization concerns the output actions of a connected, single-output network. It is not hard to see that the previous correctness result is preserved if such a network outputs actions of the form

$$s_{out}(F(d))$$

for some function F rather than $s_{out}(d)$. We call this *output modification* of the *out*-channel.

A second generalization concerns *additional* external output of the network. Assume a network

$$N(\mathbf{d}) = \tau_I \circ \partial_H \left(\left[\parallel_{i=1}^n M_i(d_i) \right] \right)$$

has more than one output channel, and that I is such that all extra output channels not located at the I/O module are hidden. Then $N(\mathbf{d})$ is *single-I/O* if all its I/O activity (its collection of external read and send actions) stems from a single module, the *I/O-module*. Our most general result on the class of connected network is the following:²

¹ We remark that the last condition in the definition of Rec_l , i.e., $m \in R_l \setminus R' \Rightarrow x_m \in D_{j_m}$, should be skipped.

² Cf. [BHP97], though we exploit the Expansion Theorem and alphabet axioms (both recalled in the Appendix) to obtain a nicer formulation.

Theorem 3.3.3. Let $n \geq 1$, $\mathbf{d} = d_1, \dots, d_n$ be a sequence of typed values, and let

$$N(\mathbf{d}) = \tau_I \circ \partial_H \left(\left[\prod_{i=1}^n M_i(d_i) \right] \right)$$

be a network that is connected and single-I/O, where M_1 is the I/O-module and $Extern$ is the set of indices of the I/O channels. (Notice that $Extern \neq \emptyset$ and may hide output from non-I/O-modules.)

Then

$$\tau \cdot N(\mathbf{d}) = \tau \cdot \left[\prod_{i \in Extern} a_i(x_i) \right] ; \tau_I \circ \partial_H \left(\left[\prod_{i=1}^n M_i(F_i(\mathbf{d}_i)) \right] \right)$$


where

1. Function F_i is the value function of module M_i ,
2. For $i > 1$, \mathbf{d}_i abbreviates d_{i_1}, \dots, d_{i_k} whenever F_i computes on the values of modules M_{i_1}, \dots, M_{i_k} , respectively,
3. For $i \in Extern$, either $a_i(x_i) \equiv s_i(G_i(d_1))$ where G_i is the output modification of channel i , or $a_i(x_i) \equiv er_i(v_i)$,
4. Sequence \mathbf{d}_1 is defined similar, except for its $Extern$ -coordinates (see the clause 3).

This result gives way to regarding networks as *stream transformers*, be it that the I/O connection is located at a single module. In particular, this allows one to connect single-I/O networks with each other while preserving a simple correctness characterization. We apply this theorem in Section 5.

4 Beating Grid Protocols

In some cases the restriction to single-I/O networks is too strong. If for example one wants to model the operation of a simple SR-latch in process algebra (or RS Flip-Flop, cf. Section 5.1.2 in [TT94]), we obtain a network with multi-I/O. Below we depict an SR-latch in two typical states: irrespective of the value b , output at Q is 0, respectively 1. The components below symbolize *nor*-ports (where $nor(x, y) = 1 - max(x, y)$).



The format for connected networks discussed in the previous section does not comply to the intended operation of this network: it does not imply that S is evaluated before R starts its second evaluation. In this section we obtain the following type of characterization for *multi-I/O networks*, expressing that the I/O is performed *per cycle*:

$$\tau \cdot N(\mathbf{d}) = \tau \cdot ((\parallel \text{all I/O value-passing actions}) ; N(F_i(\mathbf{d}_i)))$$

i.e., we want to view network operation in a similar way as module operation, performing I/O in consecutive phases. A way to achieve this is to assume a global synchronization device, the *Beat* process. We consider two different options for the definition of such a device.

4.1 Synchronized Modules

We follow the approach described in Section 3.1, but extend module specification with two external synchronization points with a *Beat* process, and one extra internal synchronization point. Another difference is that we associate a unique variable with *each* input channel:

$$M_i(d) = Rec_i \parallel_i Send_i(d),$$

$$\begin{aligned} Rec_i &= \left(r_i \left(\left[\parallel_{j=1}^n er_{i_j}(v_{i_j}) \right]; s_i(F_i(v_{i_1}, \dots, v_{i_n})) \right) \right)^\omega, \\ Send_i(d) &= r_{b_i}(s) \cdot s_i \cdot \left[\parallel_{j=1}^m s_{o_j}(d) \right] \cdot Send_i, \\ Send_i &= \left(er_i(v_i); \left(r_{b_i}(e) \cdot r_{b_i}(s) \cdot s_i \cdot \left[\parallel_{j=1}^m s_{o_j}(v_i) \right] \right) \right)^\omega. \end{aligned}$$


and

$$Beat = \left(\left[\parallel_{i=1}^n s_{b_i}(s) \right] \cdot \left[\parallel_{i=1}^n s_{b_i}(e) \right] \right)^\omega,$$

or

$$Beat = \left(\left[\parallel_{i=1}^n s_{b_i}(s) \cdot s_{b_i}(e) \right] \right)^\omega,$$

provided we consider a network with n modules.



The idea is that $M_i(d)$ starts with a *Beat*-communication $c_{b_i}(s)$, whereupon Rec_i and $Send_i(d)$ synchronize with a c_i -communication and can start their parallel input and output actions. After this, Rec_i and $Send_i(d)$ synchronize by value-passing action $c_i(F_i(\mathbf{d}_i))$, and “end-synchronization” with *Beat* can take

place by a $c_{b_i}(e)$ communication, by which the module evolves into $M_i(F_i(\mathbf{d}_i))$. In the following section we further explain the synchronization actions between M_i and $Beat$.

4.2 Networks with a Beat

Again a network is a collection of modules as defined above, in which the read/send connections respect the typing of the read and send actions. As in the previous section we adopt the restriction that there is *at most one* channel for transmission of data from a module to a module (but feedback is allowed). For an n -module network, we consider two different definitions for the *Beat* process as given above. So, the action $s_{b_i}(s)$ gives module M_i permission to start its parallel I/O, and $s_{b_i}(e)$ signals end of this activity. By definition of send-read communication, these actions yield communications $c_{b_i}(s)$ and $c_{b_i}(e)$. Note that the second definition of *Beat* is most liberal, as it covers each execution of the first one. (The converse is not true: *all* $s_{b_j}(s)$ actions must take place before an $s_{b_i}(e)$ action can occur.)


In this section we consider network specifications of the form

$$\tau_I \circ \partial_H \left(\left[\parallel_{i=1}^n M_i(d_i) \right] \parallel Beat \right),$$

in which the ∂_H application models value-passing synchronizations between modules M_1, \dots, M_n and *Beat*, and the τ_I application models hiding of the resulting communication actions. In this case, the rhythm of the *Beat* guides the operation of the network.

Below we give an example for computing the operation of an *SR*-latch using a beating grid protocol.

Example 4.2.1. *SR-Latch.* Consider the following network in which all data to be transmitted are in $\{0, 1\}$. A channel name ij indicates that values are transmitted from module M_i to module M_j : We put the branching of output of the R, Q -module explicit in the module (corresponding with the restriction that channels have bandwidth 1):



The precise specification of $M_1(b_1)$ and $M_2(b_2)$ is as follows:

$$M_1(b_1) = Rec_1 \parallel_1 Send_1(b_1),$$

$$Rec_1 = (r_1 \cdot [(er_R(v_R) \parallel er_{21}(v_{21})); s_1(nor(v_R, v_{21}))])^\omega,$$

$$Send_1(b_1) = r_{b_1}(s) \cdot s_1 \cdot (s_Q(b_1) \parallel s_{12}(b_1)) \cdot Send_1,$$

$$Send_1 = (er_1(v); [r_{b_1}(e) \cdot r_{b_1}(s) \cdot s_1 \cdot (s_Q(v) \parallel s_{12}(v))])^\omega,$$

$$M_2(b_2) = Rec_2 \parallel_2 Send_2(b_2),$$

$$Rec_2 = (r_1 \cdot [(ers(v_S) \parallel er_{12}(v_{12})); s_2(nor(v_S, v_{12}))])^\omega,$$

$$Send_2(b_2) = r_{b_2}(s) \cdot s_2 \cdot s_{21}(b_2) \cdot Send_2,$$

$$Send_2 = (er_2(v); [r_{b_2}(e) \cdot r_{b_2}(s) \cdot s_2 \cdot s_{21}(v)])^\omega.$$

Let $I = \{c_{21}, c_{12}\}$ and $H = \{r_{21}, s_{21}, r_{12}, s_{12}\}$. We argue that

$$\tau_I \circ \partial_H(M_1(0) \parallel M_2(1) \parallel Beat)$$


computes the operation of an SR-latch per two cycles. First we analyze the behaviour of

$$G(b_1, b_2) \stackrel{\text{def}}{=} \tau_I \circ \partial_H(M_1(b_1) \parallel M_2(b_2))$$

in a graphical style. The characterization theorem for beating grid protocols, which we present below, yields that

$$\tau \cdot G(b_1, b_2) = \tau \cdot ((er_R(c_1) \parallel ers(c_2) \parallel s_Q(b_1)); G(nor(b_2, c_1), nor(b_1, c_2))).$$


In order to further analyze this behaviour we use a graphical style, deleting τ -steps and only showing the input-value pairs $\langle c_R, c_S \rangle$. The output value b_1 of $s_Q(b_1)$ is characterized as the first value of $G(_, _)$:



As argued in [TT94], the SR-latch behaviour can be traced back if one assumes that input is offered twice per cycle to the network. Let $L(b_1, b_2)$ represent the appropriate G-states, and use the following coding of input pairs:

set for $\langle 0, 1 \rangle \cdot \langle 0, 1 \rangle$ (output 1 at Q)
 reset for $\langle 1, 0 \rangle \cdot \langle 1, 0 \rangle$ (output 0 at Q)
 hold for $\langle 0, 0 \rangle \cdot \langle 0, 0 \rangle$ (output at Q the same as in the previous cycle)

Then $L(0, 0)$ has the intended behaviour, as follows from the behaviour of $G(0, 0)$ as analyzed above:



So, $L(1, 0)$ is the set-state, $L(0, 1)$ is the reset-state, and also $L(0, 0)$ is considered as possible initial state.

4.3 Characterization of Beating Grid Protocols

In this section we state our final correctness results on networks. As before, we allow *output modification* of the external output-actions.

Theorem 4.3.1. Let $n \geq 1$, $\mathbf{d} = d_1, \dots, d_n$ be a sequence of typed values, and let

$$N(\mathbf{d}) = \tau_I \circ \partial_H \left(\left[\prod_{i=1}^n M_i(d_i) \right] \parallel \text{Beat} \right)$$

be a beating grid protocol, with synchronized modules. Furthermore, let *Beat* be defined in one of the following ways:

1. $\text{Beat} = \left(\left[\prod_{i=1}^n s_{b_i}(s) \right] \cdot \left[\prod_{i=1}^n s_{b_i}(e) \right] \right)^\omega$,
2. $\text{Beat} = \left(\left[\prod_{i=1}^n s_{b_i}(s) \cdot s_{b_i}(e) \right] \right)^\omega$.

Then

$$\tau \cdot N(\mathbf{d}) = \tau \cdot \left[\prod_{i \in \text{Extern}} a_i(x_i) \right] ; \tau_I \circ \partial_H \left(\left[\prod_{i=1}^n M_i(F_i(\mathbf{d}_i)) \right] \parallel \text{Beat} \right),$$

where

1. *Extern* $\neq \emptyset$ is the set of indices of the I/O channels,
2. Function F_i is the value function of module M_i ,
3. For $i \in \text{Extern}$, either $a_i(x_i) \equiv s_i(G_i(d_i))$ where G_i is the output modification of channel i , or $a_i(x_i) \equiv er_i(v_i)$,
4. The sequence \mathbf{d}_i abbreviates $a_{i_1}, \dots, a_{i_{k_i}}$ whenever F_i computes on input channels i_1, \dots, i_{k_i} .

Various inductive proofs of this result [BJM97,Pou97] use a second characterization that covers the case that a network has *no* external connections. We apply this characterization result in the next section.

5 An Example: the Wave Equation

In this section we specify a given algorithm for approximation of a wave equation in a single-output and connected network. The description of this example is taken from [BHP97].

5.1 The wave equation

The linear homogeneous partial differential equation

$$\frac{\partial^2 y}{\partial t^2} - c^2 \frac{\partial^2 y}{\partial x^2} = 0$$

is known in wave mechanics as the *one-dimensional wave equation*; it describes transversal propagation along the x -coordinate or *amplitude* $y(x, t)$ of a wave. This equation models for instance vibrations in a string, where it is required that the tension in the string is approximately constant. The constant c is defined by $\sqrt{T/\rho}$, where T is the tension in the string and ρ the string mass per unit of length. In solutions $y(x, t)$ the constant c is interpreted as the propagation velocity of the wave in transversal direction.

In order to solve the wave equation, boundary and initial conditions are needed. As boundary conditions we assume that $y(0, t) = y(l, t) = 0$ for $t \geq 0$, i.e. that the string is fixed in $x = 0$ and $x = l$. With these boundary conditions a string amplitude at some time t , as a function of x , may be graphically represented as in Fig. 2.

In case we have $y(x, 0)$ and $\partial y / \partial t|_{t=0}$ given as initial conditions for $0 \leq x \leq l$, it is possible to derive an approximation of $y(x, \Delta t)$, where Δt is a very small time interval. The values $y(x, 0)$ and $y(x, \Delta t)$ are used for the initialization of an algorithm that numerically solves the wave equation.

Let N be a natural number, and $\Delta x = l/N$ a very small length interval. We define

$$F(z_1, z_2, z_3, z_4) = 2z_1 - z_2 + (c \frac{\Delta t}{\Delta x})^2 (z_3 - 2z_1 + z_4),$$

and

$$y_i(t + \Delta t) = F(y_i(t), y_i(t - \Delta t), y_{i-1}(t), y_{i+1}(t)).$$




Fig. 2. A string amplitude at time t .

From numerical analysis it is known that $y_i(t)$ approximates $y(i\Delta x, t)$ for $1 \leq i \leq N - 1$, and $t \geq 2\Delta t$ (see e.g. [Smi65,FJL⁺88]). Therefore, the above equation for $y_i(t + \Delta t)$ may serve as a basis for numerical approximation of solutions of the wave equation.

Now an algorithm for calculating wave amplitudes $y_i(t)$ may be designed which uses one processor per *sample point* on the x -axis, i.e., one for every i and one for each boundary. As a result the calculations for the string amplitude at some *sample moment* t will be carried out by $N + 1$ processors in parallel. In fact, $N - 1$ processors will suffice, since the values at the sample points $i = 0$ and $i = N$ are already known from the boundary conditions.

In the next section we specify a connected, single-output grid protocol that models this approximation. For simplicity we assume that Δx and Δt are given, and that there is no interaction between a user of the algorithm and the algorithm itself; the algorithm just produces an infinite stream of outputs. Of course we need a criterion for correctness; we require that the algorithm outputs approximations of the total string amplitudes on the successive sample moments:

$$\mathbf{y}(0), \mathbf{y}(\Delta t), \mathbf{y}(2\Delta t), \dots$$

where $\mathbf{y}(t)$ abbreviates $y_0(t), \dots, y_N(t)$. Other requirements are that the algorithm contains no deadlocks or livelocks, so that it is always able to proceed. We will see from one simple equation on the external behaviour of the algorithm that these three requirements are satisfied. This equation immediately follows from the correctness theorems presented earlier.

5.2 Grid Protocols modeling the Wave

In the previous section we established the following equation for the calculation of the value of coordinate y_i at time $t + \Delta t$:

$$y_i(t + \Delta t) = F(y_i(t), y_i(t - \Delta t), y_{i-1}(t), y_{i+1}(t)).$$

Modeling this approximation as a grid protocol obscures explicit reference to *time*. All that is left is that computation of the amplitudes at time $t + \Delta t$ depends on the amplitudes at time t and time $t - \Delta t$, and that our protocol is modeled in such a way that *all* outputted amplitudes are computed in consecutive phases. So any reference to time t must be interpreted as to a certain computation phase.


The equation above shows that the current values (at time t) of coordinates y_i , y_{i-1} , and y_{i+1} are needed, as well as the previous value (at time $t - \Delta t$) of coordinate y_i . Given these values, the function F calculates the new value (at time $t + \Delta t$) of y_i . When we model the approximation of the wave equation as a grid protocol, we need a number of processors, each calculating the consecutive values of one or more coordinates as floating reals. We choose to let one processor calculate the values of one coordinate. For $N+1$ coordinates, we thus define $N+1$ processors P_0, \dots, P_N . Each processor P_i ($0 < i < N$) needs the following input:

- the output of processor P_{i-1} ,
- the output of processor P_i (itself),
- the output of processor P_{i+1} , and
- the *previous* output of processor P_i (itself).

Naturally, processors P_0 and P_N do not need input at all. However, for reasons of uniformity we also use channels from P_1 to P_0 and from P_{N-1} to P_N . The last item above requires that we store the output of each processor for one time slot. This is, however, not possible in a single module. We solve this problem by splitting each processor P_i into a calculating module M_i and a delay module D_i . The delay module does nothing more than storing the output value of the calculating module for one time slot. After that, this value is sent back to the calculating module. We can now state that the input of each module M_i ($0 < i < N$) should be:

- the output of module M_{i-1} ,
- the output of module M_i (itself),
- the output of module M_{i+1} , and
- the output of module D_i .

This can be visualized as follows:



We can proceed in two ways:

1. We can define a *connected*, single-output grid protocol. Here an additional output module transmits the values of all ‘processors’, and hence acts as a synchronizing device,
2. We can define a single-output *beating* grid protocol, collecting output directly from the ‘processors’ described above.

We describe the first alternative in detail. It should be immediately clear how to model the second approach. Now that we have composed a grid protocol modeling the wave equation, we can start writing a specification in the early-read format. This is not difficult: just read what happens from the picture. To start with, we specify the D_i ($0 < i < N$) modules:

$$\begin{aligned} D_i(e) &= \tau_{\{c_{(D_i)}\}} \circ \partial_{\{r_{(D_i)}, s_{(D_i)}\}}(RD_i \parallel SD_i(e)) \\ RD_i &= (er_{(M_i, D_i)}(v); s_{(D_i)}(v))^{\omega} \\ SD_i &= (er_{(D_i)}(v); s_{(D_i, M_i)}(v))^{\omega} \\ SD_i(e) &= s_{(D_i, M_i)}(e) \cdot SD_i. \end{aligned}$$

Here, $er_{(M_i, D_i)}(v)$ and $s_{(D_i, M_i)}(v)$ stand for an early read or a send action on the ports connecting M_i and D_i . Note that (M_i, D_i) is the port from M_i to D_i and (D_i, M_i) the port from D_i to M_i . The actions $er_{(D_i)}(v)$ and $s_{(D_i)}(v)$ stand for an early read or a send action on the internal port of the concerning module.

Likewise, we specify the modules M_i , using the following shorthands:

$$\begin{aligned} In_i &= (er_{(M_i, M_i)}(v_1) \parallel er_{(D_i, M_i)}(v_2) \parallel er_{(M_{i-1}, M_i)}(v_3) \parallel er_{(M_{i+1}, M_i)}(v_4)) \\ O_i(x) &= (s_{(M_i, M_i)}(x) \parallel s_{(M_i, D_i)}(x) \parallel s_{(M_i, M_{i-1})}(x) \parallel s_{(M_i, M_{i+1})}(x) \parallel s_{(M_i, O)}(x)) \end{aligned}$$

Now,

$$\begin{aligned} M_i(d) &= \tau_{\{c_{(M_i)}\}} \circ \partial_{\{r_{(M_i)}, s_{(M_i)}\}}(R_i \parallel S_i(d)) \\ R_i &= (In_i ; s_{(M_i)}(F(v_1, v_2, v_3, v_4)))^{\omega} \\ S_i &= (er_{(M_i)}(v) ; O_i(v))^{\omega} \\ S_i(d) &= O_i(d) \cdot S_i. \end{aligned}$$

The port (M_i, O) is the actual output port of the processor, leading to an output module O .


The processors P_i ($0 < i < N$) can now be defined as follows:

$$P_i(d, e) = M_i(d) \parallel D_i(e),$$

with d and e the initial values of coordinate y_i ($y_i(\Delta t)$ and $y_i(0)$, respectively).

For $N + 1$ coordinate pairs, $N - 1$ of these processors are coupled together, the outer ones also using two border processors (which are simple modules). The output of all the calculating modules M_i ($0 \leq i \leq N$) in the processors is sent to output module O . This module collects the computed values of all processors and bundles them in a vector. This bundling is somewhat arbitrary; alternatively

O may send its output in parallel to the environment. In a picture:



As one can see from this picture, the first and the last processor only communicate with their neighbor and the output module O . The specification of these two processors is, therefore, very simple:

$$\begin{aligned} P_0(d) &= \tau_{\{c_{(P_0)}\}} \circ \partial_{\{r_{(P_0)}, s_{(P_0)}\}}(R_0 \parallel S_0(d)) \\ R_0 &= (er_{(M_1, P_0)}(v); s_{(P_0)}(0))^{\omega} \\ S_0 &= (er_{(P_0)}(v); (s_{(P_0, M_1)}(v) \parallel s_{(P_0, O)}(v)))^{\omega} \\ S_0(d) &= (s_{(P_0, M_1)}(d) \parallel s_{(P_0, O)}(d)) \cdot S_0 \end{aligned}$$

$$\begin{aligned} P_N(d) &= \tau_{\{c_{(P_N)}\}} \circ \partial_{\{r_{(P_N)}, s_{(P_N)}\}}(R_N \parallel S_N(d)) \\ R_N &= (er_{(M_{N-1}, P_N)}(v); s_{(P_N)}(0))^{\omega} \\ S_N &= (er_{(P_N)}(v); (s_{(P_N, M_{N-1})}(v) \parallel s_{(P_N, O)}(v)))^{\omega} \\ S_N(d) &= (s_{(P_N, M_{N-1})}(d) \parallel s_{(P_N, O)}(d)) \cdot S_N. \end{aligned}$$

Note that P_0 and P_N need not to be split in a calculating and a delay module. Since we describe a wave through a string with both ends tight, the output value of processors P_0 and P_N will remain zero all the time:

$$P_0(d, e) = P_0(0) \quad \text{and} \quad P_N(d, e) = P_N(0).$$

The only thing left to specify is the output module O . Let $\mathbf{d} = d_1, \dots, d_N$, then

$$\begin{aligned} O(\mathbf{d}) &= \tau_{\{c_{(O)}\}} \circ \partial_{\{r_{(O)}, s_{(O)}\}}(RO \parallel SO(\mathbf{d})) \\ RO &= \left(\left(\left[\prod_{i \in \{0, N\}} er_{(P_i, O)}(v_i) \right] \parallel \left[\prod_{i=1}^{N-1} er_{(M_i, O)}(v_i) \right] \right) ; s_{(O)}(\mathbf{v}) \right)^{\omega} \\ SO &= (er_{(O)}(\mathbf{w}); s_{out}(\mathbf{w}))^{\omega} \\ SO(\mathbf{d}) &= s_{out}(\mathbf{d}) \cdot SO. \end{aligned}$$

Now the algorithm can be specified by the parallel composition of O and all processors P_i :

$$\text{WAVE}(k) = \tau_{\{c_p\}} \circ \partial_{\{r_p, s_p\}} \left(\begin{array}{l} O(\mathbf{y}(k \cdot \Delta t)) \\ \| \\ \left[\parallel_{i=0}^N P_i(y_i((k+1) \cdot \Delta t), y_i(k \cdot \Delta t)) \right] \end{array} \right),$$

$$\text{WAVE} = \text{WAVE}(0),$$

with $y_i(0), y_i(\Delta t)$ ($i = 0, \dots, N$) arbitrary initial values, and p ranging over the following set of ports:

$$\{(M_i, M_j), (M_i, D_i), (D_i, M_i), (M_i, O) \mid 0 < i, j < N\} \cup \\ \{(P_0, M_1), (M_1, P_0), (P_0, O), (M_{N-1}, P_N), (P_N, M_{N-1}), (P_N, O)\}.$$

The external behaviour of the algorithm can then be expressed by

$$\tau \cdot \text{WAVE} = \tau \cdot s_{out}(\mathbf{y}(0)) \cdot s_{out}(\mathbf{y}(\Delta t)) \cdot s_{out}(\mathbf{y}(2\Delta t)) \cdot \dots$$

This follows from Theorem 3.3.1, which gives the following characterization of our specification:

$$\tau \cdot \text{WAVE}(k) = \tau \cdot s_{out}(\mathbf{y}(k \cdot \Delta t)) \cdot \text{WAVE}(k+1).$$

A beating grid protocol modeling this algorithm need not depend on a synchronizing output module like O defined above. By Theorem 4.3.1 we can omit O and view the send-actions to O as external. For the resulting protocol WAVE' protocol one has a choice in the definition of its output values: either those of M_i , yielding

$$\tau \cdot \text{WAVE}' = \tau \cdot \left(\left[\parallel_{i=0}^N s_{M_i, O}(y_i(\Delta t)) \right] \right) \cdot \left(\left[\parallel_{i=0}^N s_{M_i, O}(y_i(2\Delta t)) \right] \right) \cdot \dots$$

not giving output at time 0, or reading the values from the D_i modules instead. In the latter case, the modules M_i lose their output action $s_{M_i, O}(\cdot)$, and the D_i should get an extra output action $s_{D_i, O}(\cdot)$. We then obtain output also at time 0, and hence the two (required) initial configurations of the string (at time 0 and Δt).

6 Conclusions

It appears that early read and process prefix form a useful extension to ACP-based specification formalisms. Grid protocols—intended to model parallel computation—are considered for two types of architectures:

- Strongly connected networks in which I/O is located at one module. Here internal computation need not proceed in lock step. By connectedness and I/O interface located at one module, I/O proceeds in lock step.

- Networks in which modules need only be strongly connected to a synchronizing device: the *beat* (for instance a global clock). Both I/O and internal actions, i.e., all parallel activity, proceed in lock step.

Future work concerns a more formal treatment of substitution, extensions in the field of asynchronous networks, and establishing a precise relationship with protocol specification and verification in μ CRL.

We finish with some remarks on the proposed specification format for grid protocols, comprising early reads, process prefix and no-exit iteration. It is not essential whether one uses full μ CRL or some other data-parametric, recursive specification format, or the extension of ACP with data and no-exit iteration ω as presented in this paper. Restricting all occurring types of networks to single-module networks, one finds by the characterization results that an identity such as

$$M(d) = \left[\begin{smallmatrix} \| & \text{actions} \\ I/O & \end{smallmatrix} \right]; M(F(\mathbf{v}))$$

can just as well be regarded as the (data-parametric) *specification* of a module. In that case, transformation to the specification format as discussed before (with ω and distinctive read and send parts) yields a specification in which characterization is relatively easy to prove. Note that the μ CRL perspective yields two basic types of modules, both in the setting without and with a beat process: those *without* feedback, as displayed above, and those *with* feedback, having a value-update of the form $F(d, \mathbf{v})$ (and the possibility of an initial τ -step if one cares to model the feedback as explicit activity, which from an operational point of view seems best). In the specification format discussed in this paper feedback is treated in the same way as other value-passings, which seems a preferable sort of modeling.

Finally, one can show that for the internal communication actions it is sufficient to assume that all outputs are in parallel; input may have a fixed order. Because all internal output is performed in parallel this cannot raise any deadlock, which also is a consequence of the characterization results: both approaches reduce to the same external characterization. This appears to be useful for (more) efficient proto-typing of grid protocols (cf. [Hil96,Pou97]).

References

- [BB94] J.C.M. Baeten and J.A. Bergstra. On sequential composition, action prefixes and process prefix. *Formal Aspects of Computing*, 6(3):83–98, 1994.
- [BBK87] J.C.M. Baeten, J.A. Bergstra, and J.W. Klop. Conditional axioms and α/β calculus in process algebra. In M. Wirsing, editor, *Formal Description of Programming Concepts – III, Proceedings of the 3rd IFIP WG 2.2 working conference*, Ebberup 1986, pages 53–75, Amsterdam, 1987. North-Holland.
- [BHP97] J.A. Bergstra, J.A. Hillebrand, and A. Ponse. Grid protocols based on synchronous communication, *Science of Computer Programming*, 29:199–233, 1997.

- [BJM97] E. van Buiten, M. de Jonge, and R. Monajemi. Beating Grid Protocols, PAlI-thesis, University of Amsterdam, 1997.
- [Pou97] M. Pouw. Beating Grid Protocols, Master's Thesis, Utrecht University, 1997.
- [BK84] J.A. Bergstra and J.W. Klop. The algebra of recursively defined processes and the algebra of regular processes. In J. Paredaens, editor, *Proceedings 11th ICALP*, Antwerpen, volume 172 of *Lecture Notes in Computer Science*, pages 82–95. Springer-Verlag, 1984. An extended version appeared in [PVV95], pages 1–25, 1995.
- [BK85] J.A. Bergstra and J.W. Klop. Algebra of communicating processes with abstraction. *Theoretical Computer Science*, 37(1):77–121, 1985.
- [BT84] J.A. Bergstra and J.V. Tucker. Top down design and the algebra of communicating processes. *Science of Computer Programming*, 5(2):171–199, 1984.
- [BT95] J.A. Bergstra and J.V. Tucker. Equational specifications, complete term rewriting systems, and computable and semicomputable algebras. *Journal of the ACM*, 42(6):1194–1230, 1995.
- [BW90] J.C.M. Baeten and W.P. Weijland. *Process Algebra*. Cambridge Tracts in Theoretical Computer Science 18. Cambridge University Press, 1990.
- [FJL⁺88] G. Fox, M. Johnson, G. Lyzenga, S. Otto, J. Salmon, and D. Walker. *General Techniques and Regular Problems*, volume 1 of *Solving Problems on Concurrent Processors*. Prentice-Hall International, 1988.
- [Fok97] W.J. Fokkink, Axiomatizations for the perpetual loop in process algebra. In P. Degano, R. Gorrieri, and A. Marchetti-Spaccamela, editors, *Proc. 24th Colloquium on Automata, Languages and Programming - ICALP'97*, pages 571–581. Lecture Notes in Computer Science Vol. 1256, Springer-Verlag, Berlin, 1997.
- [GK95] J.F. Groote and H. Korver. A correctness proof of the bakery protocol in μ CRL. In [PVV95], pages 63–86, 1995.
- [GP91c] J.F. Groote and A. Ponse. Proof theory for μ CRL. (Extended version.) Report CS-R9138, CWI, Amsterdam, 1991.
- [GP94b] J.F. Groote and A. Ponse. Proof theory for μ CRL: a language for processes with data. In D.J. Andrews, J.F. Groote, and C.A. Middelburg, editors, *Proceedings of the International Workshop on Semantics of Specification Languages*, pages 232–251. Workshops in Computing, Springer-Verlag, 1994.
- [GP95] J.F. Groote and A. Ponse. The syntax and semantics of μ CRL. In [PVV95], pages 26–62, 1995.
- [Hil96] J.A. Hillebrand. A simple language for the specification of grid protocols (working title). Technical Report, Programming Research Group, University of Amsterdam, to appear.
- [Kle56] S.C. Kleene. Representation of events in nerve nets and finite automata. In *Automata Studies*, pages 3–41. Princeton University Press, 1956.
- [Mil89] R. Milner. *Communication and Concurrency*. Prentice-Hall International, Englewood Cliffs, 1989.
- [PVV95] A. Ponse, C. Verhoef, and S.F.M. van Vlijmen, editors. *Algebra of Communicating Processes, Utrecht 1994*, Workshops in Computing. Springer-Verlag, 1995.
- [Smi65] G.D. Smith. *Numerical Solution of Partial Differential Equations*, Oxford University Press, 1965.
- [TT94] B.C. Thompson and J.V. Tucker. Equational specification of Synchronous Concurrent Algorithms and architectures (Second Edition). Report CSR 15-94, University of Wales, Swansea, 1994.

Appendix

In this appendix we recall some basic process algebra (without explicit use of data): the system $\text{ACP}^\tau(A, \gamma)$, standard concurrency, and no-exit iteration. Furthermore, we recall expansion and alphabet axioms, all of which are essential for specification and verification of grid protocols.

The process algebraic framework $\text{ACP}^\tau(A, \gamma)$ (ACP with branching bisimulation) has two parameters: a set A of constants modeling atomic actions, and a (partial) binary, commutative and associative *communication function* γ on A , defining which actions communicate. Furthermore there are constants δ (deadlock or inaction) and τ (silent step). Process operations in $\text{ACP}^\tau(A, \gamma)$ are alternative composition or choice (+), sequential composition (·), parallel composition or merge (\parallel), left and communication merge ($\perp\!\!\!\perp$ and |, used for the axiomatization of \parallel), encapsulation (∂_H), and hiding (τ_I). We mostly suppress the · in process expressions, and brackets according to the following precedences: $\cdot > \{\parallel, \perp\!\!\!\perp, |\} > +$. Process expressions are subject to the axioms of $\text{ACP}^\tau(A, \gamma)$, displayed in Table 3 (x, y, z, \dots ranging over processes). Note that + and · are associative.

We provide a slightly modified version of $\text{ACP}(A, \gamma)$ (i.e., the axioms A1–7, CF1,2 and CM1–8), comprising commutativity of \parallel and $|$, defined by the (new) axiom CMC (Communication Merge is Commutative). As a consequence, the symmetric version of CM5 and CM8, i.e. CM6 and CM9 respectively, are left out (cf. [BW90]). Furthermore, we adopt associativity of \parallel and $|$. Commutativity and associativity of these operations is known as Standard Concurrency [BT84], and is referred to as SC.

In this paper we only considered two-party communication or *handshaking* (see [BT84]), which is axiomatized by $x | y | z = \delta$.

We give some informal explanation on the use of process algebra. Often, + is used as an operation facilitating analysis rather than as a specification primitive: concurrency is analyzed in terms of sequential composition, choice and communication. Verification of a concurrent system $\partial_H(C_1 \parallel \dots \parallel C_n)$ generally boils down to representing the possible executions with + and ·, having applied left-merge ($\perp\!\!\!\perp$), communication merge, and encapsulation (∂_H , by which communication between components C_i can be enforced). After renaming internal activity to the silent, unobservable action τ with help of the hiding operator τ_I (also called ‘abstraction’), this may yield a simple and informative specification of external behaviour. For a detailed introduction to $\text{ACP}^\tau(A, \gamma)$ and SC we refer to [BW90].

In order to describe iterative, non-terminating processes we use the unary operation $-^\omega$, *perpetual loop* or *no-exit iteration*, for which NEI1 in Table 3 is the defining axiom. This operation is introduced by Fokkink in [Fok97]. In that paper, several completeness results are established, among which the fact that BPA (axioms A1–A5) with NEI1 and RSP^ω characterizes strong bisimilarity. (The ‘missing’ axiom NEI2 concerns the empty process ϵ , and reads $(x + \epsilon)^\omega = x^\omega$.) It should be remarked that RSP^ω is not sound in the setting with the silent step τ . For example, each process $\tau \cdot P$ satisfies

$$\tau \cdot P = \tau \cdot \tau \cdot P,$$

though $\tau \cdot P = \tau^\omega$ is of course a very undesirable identity.

Table 3. Axioms of $\text{ACP}^\tau(A, \gamma)$ and for no-exit iteration, where $a, b \in A_{\delta, \tau}$, $H, I \subseteq A$.

(A1)	$x + y = y + x$		(B1)	$x\tau = x$
(A2)	$x + (y + z) = (x + y) + z$		(B2)	$x(\tau(y + z) + y) = x(y + z)$
(A3)	$x + x = x$			
(A4)	$(x + y)z = xz + yz$			
(A5)	$(xy)z = x(yz)$			
(A6)	$x + \delta = x$			
(A7)	$\delta x = \delta$			
(CF1)	$a \mid b = \gamma(a, b)$ if $\gamma(a, b) \downarrow$			
(CF2)	$a \mid b = \delta$ otherwise			
(CM1)	$x \parallel y = (x \underline{\parallel} y + y \underline{\parallel} x) + x \mid y$		(D1)	$\partial_H(a) = a$ if $a \notin H$
			(D2)	$\partial_H(a) = \delta$ if $a \in H$
(CM2)	$a \underline{\parallel} x = ax$		(D3)	$\partial_H(x + y) = \partial_H(x) + \partial_H(y)$
(CM3)	$ax \underline{\parallel} y = a(x \parallel y)$		(D4)	$\partial_H(xy) = \partial_H(x) \cdot \partial_H(y)$
(CM4)	$(x + y) \underline{\parallel} z = x \underline{\parallel} z + y \underline{\parallel} z$			
(CMC)	$x \mid y = y \mid x$		(TI1)	$\tau_I(a) = a$ if $a \notin I$
(CM5)	$ax \mid b = (a \mid b)x$		(TI2)	$\tau_I(a) = \tau$ if $a \in I$
(CM7)	$ax \mid by = (a \mid b)(x \parallel y)$		(TI3)	$\tau_I(x + y) = \tau_I(x) + \tau_I(y)$
(CM8)	$(x + y) \mid z = x \mid z + y \mid z$		(TI4)	$\tau_I(xy) = \tau_I(x) \cdot \tau_I(y)$
(NEI1)	$x^\omega = x \cdot (x)^\omega$		(NEI3)	$\partial_H(x^\omega) = (\partial_H(x))^\omega$
(RSP $^\omega$)	$x = y \cdot x \implies x = y^\omega$		(NEI4)	$\tau_I(x^\omega) = (\tau_I(x))^\omega$

The proofs of the characterization results as described in this paper employ the *Expansion Theorem* (cf. [BW90]). This theorem holds in the setting of handshaking:

$$\text{for } n \geq 3: \quad \left[\prod_{i=1}^n P_i \right] = \sum_{j=1}^n P_j \perp\!\!\!\perp \left[\prod_{i \in \{1, \dots, n\} \setminus \{j\}} P_i \right]$$

$$+ \sum_{j=2}^n \sum_{k=1}^{j-1} (P_j \mid P_k) \perp\!\!\!\perp \left[\prod_{i \in \{1, \dots, n\} \setminus \{j, k\}} P_i \right].$$

Also, a lot of (intermediate) results depend on application of *alphabet axioms*. Under certain conditions the scope, or the action set of τ_I or ∂_H applications can be changed, depending on the alphabet of a process. In Table 4 we give some axioms to determine the alphabet of process P , notation $\alpha(P)$. Except for AB6, these axioms stem from [BBK87].

Table 4. Alphabet axioms, $a \in A$.

(AB1) $\alpha(\delta) = \emptyset = \alpha(\tau)$	$ $	(AB4) $\alpha(ax) = \{a\} \cup \alpha(x)$
(AB2) $\alpha(a) = \{a\}$	$ $	(AB5) $\alpha(x + y) = \alpha(x) \cup \alpha(y)$
(AB3) $\alpha(\tau x) = \alpha(x)$	$ $	(AB6) $\alpha(x^\omega) = \alpha(x)$

Starting from the alphabet of a process, the *conditional alphabet axioms* in Table 5 (also taken from [BBK87]) give conditions for changing either scope or action sets I, H of τ_I and ∂_H applications. Here $B \mid C$ for $B, C \subseteq A$ denotes the set $\{a \in A \mid a = \gamma(b, c) \text{ for some } b \in B, c \in C\}$.

Table 5. Conditional alphabet axioms, $H, I \subseteq A$.

(CA1) $\alpha(x) \mid (\alpha(y) \cap H) \subseteq H \implies \partial_H(x \parallel y) = \partial_H(x \parallel \partial_H(y))$
(CA2) $\alpha(x) \mid (\alpha(y) \cap I) = \emptyset \implies \tau_I(x \parallel y) = \tau_I(x \parallel \tau_I(y))$
(CA3) $\alpha(x) \cap H = \emptyset \implies \partial_H(x) = x$
(CA4) $\alpha(x) \cap I = \emptyset \implies \tau_I(x) = x$
