

MGSIM

MULTI-CORE RESEARCH & EDUCATION

**R. POSS – UNIVERSITY OF AMSTERDAM
SAMOS XIII – JULY 16TH 2013**

TAKE-AWAY

- Abstraction level **between RTL and TLM**
(similar to SystemC)
- Focus on research on **new architectures**
(provided examples are research models)
- **Free and open source**
- **Small and comprehensible by students**
(bigger than SimpleScalar, smaller than Gem5)
- Focus on **full-system emulation**
(more like Gem5 than SimpleScalar)

MOTIVATION: ENABLE DISRUPTIVE RESEARCH

- Disruptive research: **ability to touch every aspect**
(micro-architecture, NoC, memory, etc.)
- Friction to disruptive research:
 - Many tools with **different styles and licenses**
= **technical barrier**
 - **Fragmentation of expertise** between sub-areas
= **human barrier**
 - **Friction prevents no-holds-barred experiments** and mandates small incremental changes
 - *High-level functional simulation is easy and cheap but limited to investigate realizability of new hardware designs*


REQUIREMENT: SMALL

- How small is “small enough”?
 - BSc – know / understand all abstractions involved
 - MSc - know / understand all interactions in framework
 - PhD - know / understand the impact of any change, anywhere in the code

REQUIREMENT: ACCURATE AND FAST ENOUGH

- How small is “too small”?
 - Want: many-core, multi-clock, cycle-by-cycle
 - Challenge:
 - sim: $\geq 1G$ cycles, ≥ 100 cores
 - real: $\leq 1\text{day}$, $\leq 100\text{MB}$ RAM
- Higher level than FUs too inaccurate
- RTL / Graphical / small-scale too slow
- Current cheap FPGAs too small for ≥ 100 cores

REQUIREMENT: FULL-SYSTEM EMULATION + CIRCUIT-LEVEL SIMULATION




- **Emulators:** implement a **software execution environment**
= fully programmable platform
- used to **develop, validate, analyze and debug software**
- **Full-system needed when disrupting the ISA and system topology**
- **Simulators:** implement a **behavior model** for components and systems
- used to **validate system designs and predict system behavior**
- **Circuit-level needed when disrupting the micro-architecture or memory protocol**

MGSIM:

WHAT'S IN THE BOX?

- Simulation **framework** (C++)
- Library of **example component models**
- Parameterizable **example full system model**
= “MGSim simulated platform”
- **Trace processing utilities** (Python)
- **Documentation** and (some) support
- As an add-on (sister project):
C language tool chain + guest OS
for the MGSim platform


SIMULATION FRAMEWORK



3-phase controller:
acquire
shared resources
(arbitrate)
check
run control logic
commit
state changes


EXAMPLE MODELS: APPLE-CORE D-RISC

Micro-architecture:









= 6-stage in-order single-issue
with hardware multithreading
& configurable ISA


Components in model:



EXAMPLE MODELS: APPLE-CORE MEMORY NETWORKS




EXAMPLE SYSTEM MODEL: MGSIM PLATFORM




Simulator size: 7111 components, 2669 processes, 62MB on host


EXAMPLE APPLICATION: ASYNCHRONOUS TRACING



EXAMPLE APPLICATION: ASYNCHRONOUS TRACING



EXAMPLE APPLICATION: TRACE VISUALIZATION



MGSIM:

WHAT'S NOT IN THE BOX?

- MGSim should have, but does not have yet:
 - Checkpointing
 - Generic mesh NoC model
 - Co-design of MGSim model and RTL spec
- MGSim's project goals do not require:
 - x86 ISA emulation
 - Validated cycle-accurate models of existing hardware → expert knowledge needed to validate MGSim before publications of results

TAKE AWAY

- At a glance:
C++, small-ish, cycle-accurate (~RTL),
full-system via example library, free
- **Teach it!** (designed for education)
- **Use it!** (designed for prototyping)
- **Fork it!** (it's on Github)
- **Break it!** (we love bug reports)

THANK YOU.